

Highly Robust, Dual-Gate Polycrystalline $\text{In}_{0.7}\text{Ga}_{0.3}\text{O}$ TFTs by Spray Pyrolysis for Low-Cost Manufacturing of OLED Display

Md. Hasnat Rabbi*, Seongbok Kang*, Hansol Jeong*, Jin Jang*

*Advanced Display Research Center, Department of Information Display, Kyung Hee University, Seoul 130-701, Korea

Abstract

We report dual-gate polycrystalline (Poly) $\text{In}_{0.7}\text{Ga}_{0.3}\text{O}$ thin film transistor (TFT) by spray pyrolysis (SP) process. The dual gate TFTs exhibits saturation mobility (μ_{SAT}) of $\sim 40.23 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ with excellent stability under bias and temperature stress ($\Delta V_{\text{TH}} = 0 \text{ V}$ for PBTS, $\Delta V_{\text{TH}} = -0.1 \text{ V}$ for NBTS). Furthermore, a 2.5-inch OLED display made of SP poly- $\text{In}_{0.7}\text{Ga}_{0.3}\text{O}$ has been demonstrated.

Author Keywords

Polycrystalline oxide; InGaO; coplanar TFT; high mobility and high stability; OLED display; spray pyrolysis

1. Introduction

Transparent oxides (TOs) based on the In (III) family have received significant attention as semiconductor layers for thin-film transistor (TFT) in active-matrix displays (AMDs) backplane electronics, thanks to their scalability for large-area applications, extremely low off-state currents, and cost-effective manufacturing process (1–10). The In_2O_3 itself is not suitable for the active semiconductor because of its high oxygen deficiencies. Therefore, compositions like In-Ga-O, In-Sn-O, In-Zn-O, In-Ga-Zn-O, In-Ga-Sn-O, In-Ga-Zn-Sn-O are studied extensively (2). However, the amorphous phase of these compositions cannot be able to meet the current high mobility requirement for high resolution AMOLED displays (11). To find a solution, crystalline phase of the corresponding material compositions is explored. The crystalline phase of the compositions demonstrate very high on-current compared to their amorphous counterparts (2,7,11–13). Polycrystalline (Poly) IGO is one of the best choice compared to the other compositions because of the crystallization temperature being as low as $\sim 250^\circ\text{C}$, and the crystalline phase of both InO_6 and GaO_6 composed of edge sharing structure (2,7,11). The crystal growth mainly follow the In_2O_3 cubic bixbyite structure and the stronger Ga-O bonds provide better stability (7).

Several deposition methods, such as sputtering (2,4,11,13,14), atomic layer deposition, spin-coating and spray pyrolysis (SP) (1,3,10,12), are employed in the production of IGO thin films. Among these, SP stands out for its ability to produce large area uniform films through a cost-effective, open-air (vacuum free) process, offering simplicity and efficiency (7). The coplanar TFT structure with an offset design, which minimizes parasitic capacitance, is a more practical option for large area OLED backplanes compared to the bottom-contact, etch-stop (BCE) structure. Moreover, dual-gate coplanar structure provide very high on-current while driving in dual sweep, bulk-accumulation mode (15).

In this work, our study focuses on the poly- $\text{In}_{0.7}\text{Ga}_{0.3}\text{O}$ thin films deposited by a simple, cost-effective and environmentally stable SP process for active semiconductor. The incorporation of Ga into In_2O_3 plays a key role in regulating carrier concentration by substituting In^{3+} with a strongly bonded Ga^{3+} (7). We fabricate OLED backplane using dual-gate coplanar TFT structure, where

the active semiconductor was 8 nm poly- $\text{In}_{0.7}\text{Ga}_{0.3}\text{O}$ thin films by SP. The dual gate TFT exhibits μ_{SAT} , V_{TH} , SS of $40.23 \pm 3.43 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$, $-0.28 \pm 0.11 \text{ V}$, $145 \pm 20 \text{ mV/decade}$, respectively. The poly- $\text{In}_{0.7}\text{Ga}_{0.3}\text{O}$ TFTs show negligible ΔV_{TH} of +0 V and -0.1 V under PBTS and NBTS, respectively. Moreover, under temperature dependency tests (RT to 100°C), TFTs exhibit stable performance. In addition, a 2.5 inch, 80 ppi green monochrome AMOLED display has been demonstrated, made of dual-gate coplanar SP poly- $\text{In}_{0.7}\text{Ga}_{0.3}\text{O}$ TFT backplane.

2. Experimental

A 200 nm SiO_2 buffer layer was deposited on the glass substrate using plasma-enhanced chemical vapor deposition (PECVD). Then, a 150 nm Molybdenum (Mo) deposited and patterned as bottom gate followed by a 100 nm SiO_2 deposition as bottom gate insulator (GI). Then, a 8 nm Poly- $\text{In}_{0.7}\text{Ga}_{0.3}\text{O}$ layer was deposited by spray pyrolysis at temperature of 370°C . The InGaO solution was synthesized in an N_2 glovebox environment using $\{\text{InCl}_3\}$ and $\{\text{Ga}(\text{NO}_3)_3 \cdot x\text{H}_2\text{O}\}$ as indium and gallium precursor and 2-methoxyethanol (2-ME) as solvent. The In:Ga proportion were 70:30. A 100 nm thick PECVD- SiO_2 and 150 nm Mo has been formed as top GI and top gate, respectively. The N^+ Poly- $\text{In}_{0.7}\text{Ga}_{0.3}\text{O}$ thin film were formed by NF_3 plasma treatment. An interlayer of 300 nm thick PECVD- SiO_2 and 250 nm source/drain Mo layer was formed, followed by post-fabrication annealing at 250°C for 4 hr. A passivation layer of 200 nm SiO_2 has been deposited on top. For pixel electrode 200 nm IZO (anode for OLED) has been used followed by PSPI photoresist as OLED bank. Then, to form the transparent OLED stack, 1,4,5,8,11-




Figure 1. (a) Schematic of the experimental setup used in the spray pyrolysis (SP) deposition process on glass/buffer layer/bottom gate/bottom gate-insulator stack. (b) Scanning electron Microscope and (c) 3D Atomic Force Microscope images of the polycrystalline- $\text{In}_{0.7}\text{Ga}_{0.3}\text{O}$ thin films deposited by SP.




Figure 2. (a) Transfer, (b) output, (c) hysteresis and (d) square root drain current (SQRT I_D) vs ($V_{DS}=V_{GS}$) for the poly- $\text{In}_{0.7}\text{Ga}_{0.3}\text{O}$ TFT.

Table 1. TFT performance parameters (15 TFT devices over 15 cm \times 15 cm substrate).

μ_{FE} ($\text{cm}^2/\text{V}\cdot\text{s}$)	30.51 ± 3.43
μ_{SAT} ($\text{cm}^2/\text{V}\cdot\text{s}$)	40.23 ± 2.55
V_{TH} (V)	-0.28 ± 0.11
SS (V/dec.)	145 ± 20

hexaazatriphenylenehexacarbonitrile (HAT-CN) (20 nm) as a hole injection layer, N,N'-di (naphthalene-1-yl)-N,N'-diphenylbenzidine (NPB) (50 nm) as a hole transport layer, 4,4',4''-tris (carbazol-9-yl)-triphenylamine (TCTA) (5 nm) as an exciton blocking layer, TCTA:2,2',2''-(1,3,5- benzenetriyl)-tris-[1-phenyl-1-H-benzimidazole] (TPBi):12% tris(2-phenylpyridinato-C2,N)iridium (III) ($\text{Ir}(\text{ppy})_3$) (15 nm) as an emission layer, TPBi (45 nm) as an electron transport layer, and Al (100 nm) as a transparent cathode. Finally, the transparent OLED on TFT backplane was encapsulated with glass in a N_2 filled glove box (Fig. 4).

All electrical measurements were performed by the Agilent 4156 C semiconductor parameter analyzer in the dark at room temperature. The threshold voltage (V_{TH}) was defined as the V_{GS} corresponding to $I_{DS}=W/L \times 10$ pA. The saturation mobility (μ_{SAT}) is derived from the slope from the plot of the square root of I_D with $V_G=V_D$. The TFT width (W) and length were defined from the overlap between top gate and active area. The subthreshold swing (SS) is taken as $(d\log(I_{DS})/dV_{GS})^{-1}$ of the range $10 \text{ pA} \leq I_{DS} \leq 100 \text{ pA}$, with $V_{DS} = 0.1 \text{ V}$.

3. Result and Discussion

Fig 1(a) illustrates the schematic setup of the spray pyrolysis nozzle employed in this experiment. Prior to spraying, the hotplate was preheated to 370°C , and the glass / SiO_2 buffer / Mo gate / SiO_2 top-GI stack layer was mounted on it. The N_2 gas pressure was maintained at a constant level, and a steady flow rate of 0.05 mL sec^{-1} was used to ensure uniform deposition of the Poly- $\text{In}_{0.7}\text{Ga}_{0.3}\text{O}$ film over a $15 \text{ cm} \times 15 \text{ cm}$ substrate. The heat flux from the preheated substrate causes the 2-ME solvent (evaporation temperature of 2-ME solvent $\sim 180^\circ\text{C}$) in the spray




Figure 3. Evolution of the transfer characteristics under (a) positive bias temperature stress, (b) negative bias temperature stress at a constant temperature and bias of 60°C and $\pm 20 \text{ V}$, respectively. (c) Temperature dependent transfer characteristics (RT to 100°C) and (d) extracted activation energy (E_A) using Arrhenius equation.

droplets to evaporate into gas along with the additional chloride and nitrate ligands before reaching the surface, ensure defects free Poly- $\text{In}_{0.7}\text{Ga}_{0.3}\text{O}$ film formation. Fig. 1(b) and (c) shows the scanning electron microscope (SEM) and atomic force microscope (AFM) images of the corresponding Poly- $\text{In}_{0.7}\text{Ga}_{0.3}\text{O}$ thin film surface, respectively. The crystal formation with a grain size of $>60 \text{ nm}$ can be observed from SEM image, whereas the AFM image exhibits a roughness of 0.741 nm suggests a uniform growth of Poly- $\text{In}_{0.7}\text{Ga}_{0.3}\text{O}$ thin films. The crystallization process primarily relies on the rate at which the solvent in the spray droplets, containing M-O cations, evaporates. The thin-films made of spray process is environmentally stable compared to the vacuum process deposition, owing to its outside air deposition.

Fig. 2(a) and (b) shows the transfer, gate-leakage ($V_{DS}=0.1, 1.0, 5,$ and 7.5 V), field-effect mobility (μ_{FE}) at $V_{DS} = 0.1 \text{ V}$, and output ($V_{GS} = 2.5, 5,$ and 7.5 V) characteristics of the dual-gate coplanar Poly- $\text{In}_{0.7}\text{Ga}_{0.3}\text{O}$ TFT ($W/L = 20/10 \mu\text{m}$). Uniform TFT performance was achieved with the μ_{FE} , saturation mobility (μ_{SAT}), V_{TH} , SS of $30.51 \pm 3.43, 40.23 \pm 2.55 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}, -0.28 \pm 0.11 \text{ V}, 145 \pm 20 \text{ mV decade}^{-1}$, respectively (Table 1). A total of 15 TFTs chosen from the $15 \text{ cm} \times 15 \text{ cm}$ substrate exhibit a very small standard deviation, suggesting excellent uniformity, which are critical for OLED performance. Fig. 2(c) presents the hysteresis behavior of the corresponding TFT with a V_{GS} sweep voltage of $\pm 20 \text{ V}$ and a V_{DS} of 0.1 V . No variation in V_{TH} was observed between the forward and reverse sweeps, indicating the absence of hysteresis. Square root drain current (SQRT I_D) at $V_{GS} = V_{DS}$ sweep voltage has been demonstrated in Fig. 2(d) to extract the saturation mobility, μ_{SAT} of the corresponding TFT.

The evolution of transfer characteristics under positive bias temperature stress (PBTs) and negative bias temperature stress (NBTS) were carried out on the dual-gate dual-sweep coplanar TFT device at $V_{GS-stress} = \pm 20 \text{ V}$ at the temperature of 60°C as




Figure 4. Cross-sectional schematic of display pixel of a 2.5-inch OLED using dual-gate poly-In_{0.7}Ga_{0.3}O TFT and transparent OLED with an IZO/HAT-CN/NPB/TCTA: TPBi:12% Ir (ppy)₃/TPBi/Al.

shown in **Fig. 3(a)** and **(b)**, respectively. No shift under PBTS and a negligible ΔV_{TH} of -0.1 V has been observed under NBTS, suggesting defects free poly-In_{0.7}Ga_{0.3}O/SiO₂ GI interface formation. **Fig. 3(c)** demonstrates the evolution of transfer characteristics of the corresponding TFT under various temperature (RT to 100°C). A very negligible ΔV_{TH} of +0.2 V was observed. Moreover, activation energy (E_A) calculated from the temperature dependency data shows in **Fig. 3(c)** and exhibits in **Fig. 3(d)**. E_A of 3.4 meV can be observed at V_{GS} of 20 V suggests a very small conduction band offset suggests very easy carrier accumulation at the active/GI interface.

As shown in **Fig. 5**, we demonstrate a 2.5-inch array (160 × 120), OLED display based on dual-gate SP Poly-In_{0.7}Ga_{0.3}O TFTs. The cross-sectional schematic of the dual gate TFT and OLED fabrication has been demonstrated in **Fig. 4** and explained in the experimental section. The photograph of the prototype panel is shown in **Fig. 5**. Green monochrome, OLED could be seen with conventional two transistors and one capacitor (2T 1C) pixel design.

4. Conclusions

In conclusion, dual gate coplanar Poly-In_{0.7}Ga_{0.3}O TFTs by spray pyrolysis have been successfully fabricated. Since spray-pyrolysis is a vacuum-free process, therefore it is a cost-effective method. Mobility over 40 cm²V⁻¹s⁻¹ with its excellent bias temperature stabilities shows its robustness. The demonstration of 2.5-inch OLED display suggests the excellent uniformity of the SP poly-IGO TFTs for large area AMOLED display application.



Figure 5. A picture of 2.5-inch 80 ppi AMOLED display.

5. Acknowledgments

This work was supported by the Technology Innovation Program Development Program (RS-2024-00410274, Development of equipment technology to bond RGB one pixel microLED package with bonding tolerance less than ±3 μm) funded By the Ministry of Trade, Industry & Energy(MOTIE, Korea)

6. References

1. Rabbi MH, Ali A, Park C, Jang J. High Performance Amorphous In_{0.5}Ga_{0.5}O Thin-Film Transistor Embedded with Nanocrystalline In₂O₃ Dots for Flexible Display Application. *Adv Electron Mater* [Internet]. 2023 Oct 8;9(10). Available from: <https://onlinelibrary.wiley.com/doi/10.1002/aelm.202300169>
2. Rabbi MH, Arnob MRM, Nahar S, Tooshil A, Jang J. One Micrometer Channel Length, Coplanar Polycrystalline InGaO Thin Film Transistors Exhibiting 85 cm²V⁻¹s⁻¹ Mobility and Excellent Bias Stabilities by Using Offset Engineering. *Adv Funct Mater* [Internet]. 2025 Feb 9;35(9). Available from: <https://advanced.onlinelibrary.wiley.com/doi/10.1002/adfm.202416238>
3. Lee H, Islam MM, Bae J, Jeong M, Roy S, Lim T, et al. A Coplanar Crystalline InGaO Thin Film Transistor with SiO₂ Gate Insulator on ZrO₂ Ferroelectric Layer: A New Ferroelectric TFT Structure. *Adv Mater Technol* [Internet]. 2024 Dec 9; Available from: <https://onlinelibrary.wiley.com/doi/10.1002/admt.202401075>
4. Sun J, Lim T, Kim B, Kim K, Rabbi MH, Jang J. Low Temperature Crystallization of Amorphous InGaO by Ar Plasma Treatment for Thin Film Transistors. *IEEE Electron Device Lett* [Internet]. 2025;1–1. Available from: <https://ieeexplore.ieee.org/document/10858730/>
5. Rabbi MH, Billah MM, Siddik AB, Lee S, Lee J, Jang J. Extremely Stable Dual Gate Coplanar Amorphous InGaZnO Thin Film Transistor With Split Active Layer by N₂O Annealing. *IEEE Electron Device Lett* [Internet]. 2020 Dec;41(12):1782–5. Available from: <https://ieeexplore.ieee.org/document/9240943/>
6. Priyadarshi S, Billah MM, Kim H, Rabbi MH, Urmi SS, Lee S, et al. High-Performance Dual Gate Amorphous InGaZnO Thin Film Transistor With Top Gate to Drain Offset. *IEEE Electron Device Lett* [Internet]. 2022 Jan;43(1):56–9. Available from: <https://ieeexplore.ieee.org/document/9618941/>

7. Rabbi MH, Ali A, Park C, Bae J, Jang J. Growth of high quality polycrystalline InGaO thin films by spray pyrolysis for coplanar thin-film transistors on polyimide substrate. *J Alloys Compd* [Internet]. 2024 Oct;1002:175203. Available from: <https://linkinghub.elsevier.com/retrieve/pii/S0925838824017900>
8. Ali A, Islam MM, Billah MM, Roy S, Kim B, Rabbi MH, et al. High quality a-InGaZnO and a-ZrAlO deposited at 375 °C by spray pyrolysis for low voltage operation TFTs. *Mater Lett* [Internet]. 2024 Jul;367:136600. Available from: <https://linkinghub.elsevier.com/retrieve/pii/S0167577X24007389>
9. Kim B, Rabbi MH, Jeong M, Jang J. Enhancing the Stability and Performance of Coplanar InGaSnO Thin-Film Transistors by N₂O Annealing. *Proc Int Disp Work* [Internet]. 2023 Dec 7;1028. Available from: <https://confit.atlas.jp/guide/organizer/idw/idw2023/subject/MEETp1-04/detail>
10. Rabbi MH, Ali A, Park C, Bae J, Jang J. High-Performance Solution Process Amorphous In_{0.5}Ga_{0.5}O Coplanar Thin Film Transistor for Flexible Display Backplanes. *Proc Int Disp Work* [Internet]. 2023 Dec 6;1105. Available from: <https://confit.atlas.jp/guide/organizer/idw/idw2023/subject/FLX1-03/detail>
11. Rabbi MH, Lee S, Sasaki D, Kawashima E, Tsuruma Y, Jang J. Polycrystalline InGaO Thin-Film Transistors with Coplanar Structure Exhibiting Average Mobility of ≈ 78 cm²V⁻¹s⁻¹ and Excellent Stability for Replacing Current Poly-Si Thin-Film Transistors for Organic Light-Emitting Diode Displays. *Small Methods* [Internet]. 2022 Sep 25;6(9). Available from: <https://onlinelibrary.wiley.com/doi/10.1002/smt.202200668>
12. Rabbi MH, Ali A, Bae J, Tooshil A, Park C, Jang J. P-28: High-speed Oscillator using Polycrystalline InGaO TFTs by Spray Pyrolysis on Polyimide Substrate for Flexible Electronics. *SID Symp Dig Tech Pap* [Internet]. 2024 Jun 30;55(1):1463–6. Available from: <https://sid.onlinelibrary.wiley.com/doi/10.1002/sdtp.17827>
13. Rabbi MH, Bae J, Lim T, Yamaguchi K, Sasaki D, Kawashima E, et al. 81-4: High Performance Coplanar Polycrystalline InGaO TFTs on Polyimide Substrate for Foldable AMOLED Display. *SID Symp Dig Tech Pap* [Internet]. 2023 Jun 30;54(1):1144–6. Available from: <https://sid.onlinelibrary.wiley.com/doi/10.1002/sdtp.16776>
14. Rabbi MH, Lee S, Sasaki D, Kawashima E, Tsuruma Y, Jang J. 4-2: Student Paper: High-Performance, Coplanar Polycrystalline InGaO Thin-Film Transistor for Large-Area, High-Resolution AMOLED Display. *SID Symp Dig Tech Pap* [Internet]. 2022 Jun 28;53(1):16–9. Available from: <https://sid.onlinelibrary.wiley.com/doi/10.1002/sdtp.15404>
15. Li X, Billah MM, Mativenga M, Geng D, Kim YH, Kim TW, et al. Highly Robust Flexible Oxide Thin-Film Transistors by Bulk Accumulation. *IEEE Electron Device Lett*. 2015;36(8):811–3.