

Figure 3. Scanning electron microscope images of poly-Si on glass substrate. Power density of these films was (a) 427 mJ/cm², (b) 432 mJ/cm², (c) 442 mJ/cm², (d) 451 mJ/cm², (e) 457 mJ/cm², and (f) 462 mJ/cm², respectively.

The conventional 7T1C circuit is shown in Fig. 2, and the T3 as driving TFT determines the current passing through the OLED, which directly affects the brightness. On the off-state, the kink effect of T3 will induced bright points. Therefore, it is necessary to study the effect of ELA scan direction on TFT properties.

Scanning electron microscope images of poly-Si are shown in Fig. 3, and the results show that the disorder of grain arrangement increases with the energy density increased. The energy density at 432 mJ/cm² was chosen to study the study the effect of orientation on TFT performance due to its regular arrangement.

Fig. 4 shows the AFM image of the ELA poly-Si surface which can be seen that the grains are arranged in a regular pattern and a “line” be formed along the ELA scan direction. The direction along the ELA scan direction be defined as the Y-axis and the direction vertical the ELA scan direction be defined as the X-axis. The nine lines are uniformly taken along the Y-axis and X-axis as shown in Fig. 4, separately. High grain boundaries with high potential barriers that can affect the mobility of charge carriers. Therefore, only grain boundaries with a protrusion height greater than 10 nm were counted as shown in Table 1. It can be seen from the Table 1, the number of grain boundaries per micrometer along the Y-axis is less than X-axis. The results indicated that the carrier along the Y-axis with lower barrier which cause higher mobility and higher leakage current.




Figure 4. An Atomic force microscopy (AFM) image of the ELA poly-Si surface. The viewing area is 5 × 5 μm².

Table 1. Counting the height and number of protrusions along the X and Y axes.

Average height of protrusion (H>10 nm)/nm		Number of grain boundaries per micrometer	
Y-axis	23.34	Y-axis	13.20
X-axis	24.37	X-axis	17.20




Figure 5. Electrical characteristics of Id-Vg on ID = -5.1V of two different ELA scan direction: red line is X-axis TFT and blue line is Y-axis TFT.




Figure 6. Levinson-Proano plot with low-temperature polycrystalline silicon thin-film transistor (LTPS TFT) on Y-axis TFT and X-axis TFT.

Table 2. Electrical characteristics of two different ELA scan direction with Id= -5.1V

Direction	Y-axis	X-axis
V _{th}	-1.92	-2.16
I _{on}	3.42E-05	3.02E-05
I _{off}	4.87E-13	2.23E-13
SS	0.38	0.41
DR Range	2.02	2.08
Mobility	66.1	62.99
N _{it}	9.75E+11	1.07E+12
N _{trap}	4.48E+12	4.67E+12

The transfer characteristic curve of the Y-axis TFT and X-axis TFT are shown in Fig. 5. The grain boundary trap-state densities (N_{trap}) for both Y-axis and X-axis thin-film transistors (TFTs) employing the Levinson and Proano method [9, 10]. Fig. 6 presents the plots of $\ln[I_D/(V_G - V_{\text{FB}})]$ versus $1/(V_G - V_{\text{FB}})^2$ at low drain voltage (V_D) and high gate voltage (V_G). The flat-band voltage (V_{FB}) is defined as the gate voltage that minimizes the drain current obtained from the transfer characteristics at $V_D = -0.1$ V. The grain boundary trap-state density was determined by calculating the square root of the slope from Fig. 6 using the relevant equation 1. Additionally, interface trap states at the poly-Si/SiO₂ interface were generated and could be extracted. By disregarding the depletion capacitance in the active layer, the effective interface trap-state density (N_{it}) could be evaluated from the subthreshold swing (SS).

$$N_{\text{trap}} = \frac{C_{\text{ox}}}{q} \sqrt{|\text{slope}|} \quad (1)$$

$$N_{\text{it}} = \frac{C_{\text{ox}}}{q} \frac{SS}{2.3kT/q} \quad (2)$$

Table 2 shows the electrical characteristics for two different ELA scanning directions of TFTs. It can be seen from Table 2 that the Y-axis TFT with slightly red-shift V_{th} , accompanied by a marginally higher I_{on} , and the SS and DR ranges experience slight decreases due to the higher mobility. Moreover, it showed be noticed that the I_{off} of Y-axis TFT higher than X-axis 2.64E-13 which may produced more off-state leakage current type bright points. And it is apparent that the grain boundary trap-state density and the interface trap-state density of X-axis TFT is higher than Y-axis TFT which can explained the differences in electronic characteristics.

The grain boundary barrier of Y-axis TFT and X-axis TFT were calculated by the Arrhenius equation to determine their differences in barrier under same voltage. The grain boundary barrier can extract activation energy from the drain current of the device by the slope of the Arrhenius curve $\ln I_D$ vs. $-1/kT$, and the Arrhenius equation [11-12]:

$$k = A e^{(E_a/RT)} \quad (3)$$

where E_a is the activation energy, A is the pre-exponential factor, R is the gas constant, T indicates the temperature (K), and k is the reaction rate constant.

In poly-crystalline semiconductor, if the carriers within the grains with energy higher than the grain boundary barrier ($E_a > qB$), they can traverse the barrier via hot electron emission to enter adjacent grains, assuming a uniform distribution of grains along the channel direction. The relationship between carrier mobility and barrier B is as follows:

$$\mu_{\text{eff}} = \mu_i \exp\left(\frac{-qB}{kT}\right) \quad (4)$$

Where, μ_{eff} is the effective carrier mobility, μ_i is the mobility within the grain, Ψ_B is grain boundary barrier, k is the Boltzmann constant, and T is the absolute temperature. Eq. 4 can be written as:

$$\mu_{\text{eff}} = \mu_i \exp\left(\frac{-E_a}{kT}\right) \quad (5)$$

For large grain poly-crystalline silicon semiconductor thin film transistors, the formula for the drain current of a TFT with

channel length L and width W in the saturation regions is:

$$I_{\text{DS}} = \mu_{\text{FE}} C_i \frac{W}{2L} (V_{\text{GS}} - V_{\text{TH}})^2 \quad (6)$$

From Eq. 5 and Eq. 6, the relationship between drain current I_D and E_a can be obtained:

$$I_D = B * \exp\left(\frac{-E_a}{kT}\right) \quad (7)$$

Eq. 7 can be rearranged as its logarithmic form, as shown in Eq. 6:

$$\ln I_D = \ln B + \left(\frac{-E_a}{kT}\right) \quad (8)$$

B is $\mu_i C_i \frac{W}{2L} (V_{\text{GS}} - V_{\text{TH}})^2$, in which is not related to temperature. By the relationship between $\ln I_D$ vs. $-1/kT$, the activation energy E_a can be determined. In organic light-emitting diode (OLED) panel, the driving TFT in the circuit operates in the saturation region.




Figure 7. The activation energy of p-type LTPS-TFT in saturated region.




Figure 8. The proportion of bright points occurring on X-axis TFT and Y-axis TFT.

Fig. 7 shows the activation energy of p-type LTPS-TFT in saturated region. For the driving TFT in the circuit operating in the saturation region, the potential barrier decreases with the increase of negative voltage on the on-state as shown in Fig. 7. It is worth noticed that the barrier of Y-axis TFT is lower than that of X-axis TFT resulting in higher carrier mobility, which is consistent with the characteristic results. The potential barrier decreases with increasing voltage on the off-state is caused by the drain-induced barrier lowering (DIBL) [13]. The Y-axis TFT with lower barrier on the off-state and lower trap-state density than X-axis TFT which clarified the Y-axis TFT has larger off-state leakage current. The proportion of bright points occurring on TFT with current along the ELA scan direction (Y-axis TFT) and

vertical the ELA scan direction (X-axis TFT) is shown in Fig. 8. The results give the support for reduce the bright points during the TFT fabricated process.

4. Conclusions

In this paper, two different crystal orientations TFTs were fabricated through ELA to study the effect on characteristics. The TFT with current along the ELA scan direction exhibited higher mobility, and higher I_{off} with lower grain boundary trap-state density and lower poly-Si/Si interface trap-state density leading to more off-state leakage current bright points. The AFM results showed that the current along the ELA scan direction will through fewer grain boundary. The activation energy of two types TFT on saturation region is calculated. The results demonstrated that on the off-state the TFT of current along the ELA scan direction with lower barrier which induced higher off-state leakage current. Therefore, the TFT with current along the ELA scan direction on the panel have a higher probability of forming off-state leakage type bright points.

5. References

1. Billah M M, Siddik A B, Kim J B, Zhao L, Choi S Y, Yim D K. Effect of grain boundary protrusion on electrical performance of low temperature polycrystalline silicon thin film transistors[J]. IEEE Journal of the Electron Devices Society, 2019, 7: 503-511. <https://doi.org/10.1109/JEDS.2019.2911088>.
2. Meng B, Shen Y, Lee E, Zhang H H, Xi W F, Zhang M, et al. The effect of poly silicon grain boundary reduction on LTPS devices and display effects applied to flexible AMOLED[J]. SID Symposium Digest of Technical Papers, 2024, 55(1): 870-873. <https://doi.org/10.1002/sdtp.17671>.
3. Fan C L, Chen M C. Correlation between electrical characteristics and oxide/polysilicon interface morphology for excimer-laser-annealed poly-Si TFTs[J]. Journal of The Electrochemical Society, 2002, 149: 567. <https://doi.org/10.1149/1.1504721>.
4. Zheng Y Z, Wu C C, Chen P H, Chang T C, Zhou K J, Tu H T, et al. Impact of AC stress in low temperature polycrystalline silicon thin film transistors produced with different excimer laser annealing energies[J]. IEEE Electron Device Letters, 2021, 42(6):847-850. <https://doi.org/10.1109/LED.2021.3073200>.
5. Aaron M, Apostolos T V, Raj S. A systematic study and optimization of parameters affecting grain size and surface roughness in excimer laser annealed polysilicon thin films[J]. Journal of Applied Physics, 1997; 82 (9):4303-4309. <https://doi.org/10.1063/1.366238>.
6. Park J Y, Park H H, Lee K Y, Chung H K. Characteristics of thin film transistors fabricated employing various sequential lateral solidification poly-Si microstructures[J]. Journal of Materials Research, 2004,19:481-487. <https://doi.org/10.1557/jmr.2004.19.2.481>.
7. Nguyen T T, Kuroki S I. Dependence of thin film transistor characteristics on low-angle grain boundaries of (100)-oriented polycrystalline silicon thin films[J]. Japanese Journal of Applied Physics, 2019, 58:SBBJ08. <https://doi.org/10.7567/1347-4065/ab02e5>.
8. Chou C H, Lee I C, Yang P Y, Hu M J, Wang C L, Wu C Y, et al. Effects of crystallization mechanism on the electrical characteristics of green continuous-wave-laser-crystallized polycrystalline silicon thin film transistors[J]. Applied Physics Letters, 2013, 103(5):053515. <https://doi.org/10.1063/1.4812669>.
9. Levinson J, Shepherd F R, Scanlon P J, Westwood W D, Este G, Rider M. Conductivity behavior in polycrystalline semiconductor thin film transistors[J]. Journal of Applied Physics, 1982, 53(2):1193-1202. <https://doi.org/10.1063/1.330583>.
10. Proano R E, Misage R S, Ast D G. Development and electrical properties of undoped polycrystalline silicon thin-film transistor[J]. IEEE Trans Electron Devices, 1989, 36(9):1915-1922. <https://doi.org/10.1109/16.34270>.
11. Han S H, Kang I S, Song N K, Kim M S, Lee J S, Joo S K. The reduction of the dependence of leakage current on gate bias in metal-induced laterally crystallized p-Channel Polycrystalline-Silicon thin-film transistors by electrical stressing. IEEE Transactions on Electron Devices, 2007, 54(9):2546-2550. <https://doi.org/10.1109/TED.2007.901880>.
12. Gong Z N. An explicit analytical model to the grain boundary barrier in undoped polycrystalline semiconductor TFTs[D]. Soochow University, 2014.
13. Kim K, Kim H, Chu J, Thanh T N, Lee J, Lee D, et al. Experimental and physics-based analysis of leakage currents for LTPS TFTs in AMOLED displays. SID Symposium Digest of Technical Papers, 2021, 52:37-40. <https://doi.org/10.1002/sdtp.14604>.